Low Power Techniques for Digital GaAs VLSI

This paper presents a survey of low-power digital Gallium Arsenide logic applicable to high performance VLSI circuits and systems and proposes new design concepts in methodology and architecture based on implementation of Pseudo-Dynamic Latched Logic in order to achieve reasonable power-delay-area tradeoff The approach is highly suitable for self-timed systems where the complexities of clock skew are avoided and power saving is achieved through pipelined architectures. The emergence of lowpower Complementary HIGFET (C-HIGFET) technology enables the realisation of new high performance low-power architectures. The viability of neu-GaAs (uGaAs) as applied to C-HIGFET is discussed and the concept of ‘soft’ hardware referred as ‘flexware’ is introduced as a new design paradigm for GaAs.